Abstract-By employing the linear increasing drift region width and the high-k dielectric region, a novel variation of lateral width (VLW) technique is proposed to even the equipotential contour and increase the drift doping concentration, which maximize the breakdown voltage and reduce the specific ON-resistance. The breakdown voltage exceeds 600 V on the VLW lateral double-diffused metal-oxide-semiconductor (LDMOS) with 1-µm silicon-on-insulator layer, 3-µm buried oxide, and 60-µm drift region length. The 3-D simulation indicates that the proposed device increases the breakdown voltage by 140%, while reduces the specific ON-resistance by 50% in comparison with the conventional (CONV) device with the same geometric parameters. Moreover, VLW LDMOS presents the best figure of merit, which is 10, 1.8, and 4.5 times higher than that of CONV, variation of lateral doping, and variation of lateral thickness devices, respectively.
I. INTRODUCTION
T HE Lateral Double-diffused Metal Oxide Semiconductor (LDMOS) on silicon-on insulator (SOI) substrate has been widely used in intelligent power applications because the dielectric isolation can be obtained easily and leakage current is very low [1] . In the practical design of the LDMOS transistor, the trade-off between the breakdown voltage (BV) and specific on-resistance (R on,sp ) is a major issue [2] . In two dimensional structures, Variation of Lateral doping (VLD) and Variation of Lateral Thickness (VLT) techniques are the most effective methods to even the lateral electric field and maximize the lateral BV using the compatible CMOS process. The marvelous method has been developed to fabricate the arbitrary doping/thickness Manuscript received December 17, 2014; revised January 9, 2015; accepted January 13, 2015 profiles by one additional lithography using a mask with series of windows and the long-time and high-temperature annealing/oxidation [3] - [5] . In three dimensional structures, Lateral Super junction (LSJ) concept presents an excellent trade-off between BV and R on,sp . However, the substrateassisted depletion effect is suffered, leading to a degraded BV [6] . Although some structures have been proposed to reduce this negative effect [7] - [10] , the complex processes and increasing cost accompanied. In this letter, we propose a novel Variation of Lateral Width (VLW) technique to improve the breakdown characteristic of the LDMOS. The linear increased lateral width of the silicon pillar results in an almost ideally uniform lateral electric field distribution and the highest breakdown voltage. Meanwhile, the high-k material is used into the dielectric region in VLW devices to modulate the electric field in the silicon region. As a result, the optimal drift doping concentration is increased and a great reduction of R on,sp can be obtained [11] - [14] . Besides, PbZr 0.52 Ti 0.48 O 3 (PZT) is taken as an example to discuss the fabrication method of VLW device. Figure 1 (a) illustrates the three-dimensional view of the LDMOS with a VLW structure using high-k dielectric (VLW LDMOS). And Fig. 1(b) gives the cross section from top view of the basic unit. In comparison with the conventional LDMOS (CONV), the proposed LDMOS has a special drift region with the linear lateral width increasing from W 1 at the P-well/N-drift junction to W 2 at the N-drift/N + -drain junction.
II. DEVICE STRUCTURE AND MECHANISM
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For exploring the physical insight of the novel device, a 3D Gaussian box of width x in the drift region is considered and shown in Fig. 1(c) . The electric flux passing through the top of the box can be neglected since the vertical surface electric field is closed to zero. There are also no electric fluxes into the Gaussian box along the z direction because of the symmetry and periodicity. Therefore, the Gauss's law in the box can be expressed as
where W s is the silicon region width with the permittivity of ε s , W I is the high-k dielectric region width with the permittivity of ε I , t s is the thickness of the SOI layer, q is the electric charge, N d is the doping concentration in the drift region, C box is the specific capacitance of the buried oxide layer, E and ϕ are the electric field and electrostatic potential in the box, respectively. In (1), the first terms on the left hand side is the electric flux into the Gaussian box along the x direction. The second term defines the electric flux passing through the bottom of the Gaussian box. For an optimal device, the ideal electric field distribution is a constant E c and the ideal electrostatic potential should follow ϕ=E c x when breakdown occurs. Hereby, Eq. (1) reduces to:
Equation (2) provides a useful approach to optimize the device parameters of SOI LDMOS. Obviously, a linear N d , t s or W s can ensure the equality of Eq. (2). Actually, the linear N d , and t s have already been proven as effective methods to obtain the ideal lateral electric field and applied in the design and manufacture of SOI LDMOS [3] - [5] . In this letter, a linear W s is first proposed and a so-called VLW technique is developed to even the electric field in the drift region of SOI LDMOS.
A feasible fabrication process of the VLW LDMOS is exhibited in Fig. 2 . In this instance, PZT is used to form the high-k region due to its high enough permittivity and extensive study [15] . The process begins by etching trenches as shown in Fig. 2(a) , which is compatible with the dielectric isolation process in SOI CMOS technology. Figure 2(b) shows the 3D view after PZT region is formed. The key steps to form the PZT region is shown in Fig. 2(e) . Firstly, the dry oxidation is implemented to obtain a thin SiO 2 buffer layers at the high-k/silicon interface [11] . Then, PZT is deposited into the trenches by pulsed-laser deposition (PLD) technique [15] . Following, the wafer surface is planarized by the chemical mechanical polishing (CMP) [16] . After this, as shown in Fig. 2(c) , P-well region is formed by boron implantation. The gate stack is formed by the gate oxide and polysilicon deposition followed by patterning. Then, the N+ source/drain region and P+ region are formed by phosphorus and boron implantation, respectively. Finally, the metal electrodes are formed by the standard deposition, patterning and metallization techniques in CMOS process. Figure 2(d) illustrates the final 3D structure. Obviously, the long-time and high-temperature annealing is not needed in comparison with the VLD and VLT processes.
III. RESULTS AND DISCUSSIONS
A 3D semiconductor device simulator, Synopsys TCAD, is used to investigate the proposed novel device. The potential contours of the CONV and VLW LDMOS with the same geometry parameters (e.g. t s , t ox , W d and L d ) are shown in Fig. 3(a) . In the CONV LDMOS, the potential lines crowd at the ends of the drift region, which leads to a high electric field and premature breakdown. However, it is evident that the equipotential contours of the VLW LDMOS are almost ideally uniform due to the modulation of the drift region shape. As a result, the BV of the VLW device is 650V, which is about 2.4 times of the CONV device (only 270V). Figure 3(b) shows the simulated electric displacement lines produced by the ionized charges of the drain region when the devices are breakdown. Compared with the CONV one, most of the electric displacement lines in VLW device get into the high-k dielectric instead of the silicon region. The whole drift region behaves like a semiconductor having a much higher electric permittivity than that of the silicon itself. The electric field produced by the ionized impurities can be lower than that of the conventional one under the same voltage. Much heavier doping concentration can be used in the drift region, leading to a lower R on,sp [13] , [14] .
The ratio W 2 /W 1 and the relative permittivity of high-k dielectric k D are the key parameters of VLW LDMOS. Figure 4 shows the impact of W 2 /W 1 on the optimum BV and N d . With the increase of N d , as shown in Fig. 4(a) , BV reaches a maximum value and then sharply decreases for a fixed W 2 /W 1 . On the other hand, the higher W 2 /W 1 results in a higher maximum BV due to more uniform potential contours shown in Fig. 4(b) . Actually, the silicon region width follows Dependences of (a) the maximum BV and ( In a practical device, a certain width of W 1 should be kept to form a current flow path. The high-k dielectric region is capable of compensating such a shortage. Figure 5 shows the simulation results about the dependences of BV and R on,sp on k D of dielectric region in the VLW LDMOS. As shown in Fig. 5(a) , BV increases with the increase of k D and then saturates when k D is high enough. Such compensation effect is more evident for the lower W 2 /W 1 . Figure 5(b) illustrates that another advantage of the high-k dielectric region is that R on,sp reduces with the increase of k D because of the heavier impurity in the drift region. Note that, the VLW devices with W 2 /W 1 =19 and W 2 /W 1 =1 have the higher R on,sp owing to the narrower current flow channel and lighter drift doping concentration, respectively. Therefore, W 2 /W 1 =3 leads to the lowest R on,sp . Table I IV. CONCLUSION A new concept called VLW technique is proposed to develop high voltage SOI LDMOS. A linearly increasing drift region width is employed to flatten the lateral electric field and maximize BV. A high-k dielectric region is inserted in the drift region to reduce R on,sp . The 3D simulation shows that the proposed device enables a 140% improvement in BV, 50% reduction in R on,sp , and 10 times increase in FOM in comparison with the conventional LDMOS. Among various solutions to achieve uniform lateral electric field, VLW technique exhibits the most excellent balance between BV and R on,sp , as well as a potential process simplification.
